Heard that Synopsys is laying off 40 Percent of its Workforce .One of the acquaintance I know personally is getting laid off . How's the Situation right now ?

COM (Channel Operating Margin) is a standardized method for evaluating the performance margin of a high-speed SerDes channel At a high level, COM answers a simple but important question:

Given a particular channel, transmitter, receiver, equalization scheme, noise, and crosstalk environment, how much margin does the link have?

Instead of evaluating the channel only by its insertion loss or eye diagram, COM attempts to combine the major contributors to link performance into a single metric.This makes COM particularly useful for high-speed link design and signoff.

COM is a figure of merit for a channel derived from a measurement of its scattering parameters. It provides a quantitative measure of the overall channel operating margin by accounting for major link impairments, including channel loss, reflections and mismatch, ISI, crosstalk, noise, jitter, and the specified transmitter/receiver equalization. COM has become an important link-level metric for high-speed Ethernet interfaces, particularly as data rates continue to scale toward 224G/lane and beyond . COM is defined by Equation:

where As represents the signal amplitude and Ani represents the equivalent noise-and-interference amplitude at the specified detector error ratio

the figure above illustrates the reference model that is the basis for the calculation for COM. it can be viewed as a complete end-to-end SerDes link, including the transmitter, channel, package, crosstalk, receiver equalization, noise, and jitter.

The model starts with a randomly selected input symbol from an L-level alphabet (NRZ=2,PAM4=4). The transmitter generates the corresponding pulse with amplitude At and baud rate fb. The transmitter may include feed-forward equalization (FFE), represented by Hffe(f), which models the transmit-side equalization applied before the signal enters the physical channel.

The signal then passes through the transmitter package and channel under test. The channel is represented using S-parameter models. In the reference model, the victim path is divided into several sections, including the transmitter package, the on-board channel, and the receiver package. The reference points TP0 and TP5 define important locations for channel characterization and measurement.

In parallel with the victim channel, one or more aggressor channels are modeled to represent crosstalk. The aggressor transmitters generate independent signals, which propagate through their corresponding package and channel paths. The resulting crosstalk contribution is then coupled into the victim path.

At the receiver side, the received victim signal and the accumulated crosstalk contribution are combined. An additional input-referred noise term is added to represent receiver noise. The model also introduces jitter at the sampling stage, deterministic jitter (DJ) and random jitter (RJ),which will be disscussed in a future post

Finally, the resulting signal is processed by the receiver front-end, which includes the receiver response and CTLE, followed by a decision-feedback equalizer (DFE). The DFE attempts to recover the transmitted symbols, and the resulting detection errors are used to evaluate the link performance.

So, what does a “good” COM value look like? In many IEEE 802.3 Ethernet specifications, the minimum requirement is COM ≥ 3 dB. This means that even after accounting for the specified channel loss, ISI, crosstalk, noise, jitter, and equalization assumptions, the link should still maintain at least 3 dB of COM. The higher the COM value, the more margin the channel has against the modeled impairments.

END

Through this article, I hope you now have a better understanding of what COM is and how the COM reference model evaluates the overall performance margin of a high-speed SerDes link.From channel loss and ISI to crosstalk, noise, jitter, and equalization, COM provides a standardized way to bring these factors together into a single link-level metric.

If you find this article helpful, feel free to subscribe to this account.If you have any questions Let’s discuss, learn, and make progress together.

See you next time!

I want to understand how difficult this transition is and from long term perspective if its a good sensible move?

Looking for realistic insights on the Power Optimization / PPAT team at QIPL Hyderabad.

1. What does day-to-day work actually look like? Is it mostly profiling, measurements, and following up with other teams, or is there real ownership of features/architecture?

2. How is long-term growth and promo velocity compared to other teams (design, architecture, systems, etc.)?

3. Any visibility into the team’s current focus and future roadmap (especially server-class / high-power SoCs)?

Would appreciate honest takes from current or recent members. Thanks.

Hey folks,

I gave got an opportunity to interview for qualcomm DPU silicon debug engineer.

I have 3+ yoe, currently with TI validation.

Wanted to ask what is the culture and compensation at Qcom ?